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ABSTRACT 
An abstract of the thesis of Osama K. Shana' a for the Master of Science in Electrical and 
Computer Engineering presented May 10, 1996. 
Title: Circuit Implementation of a High-Speed Continuous-Time Current-Mode Field 
Programmable Analog Array (FP AA). 
The growing interest in programmable analog circuits has led to the development 
of Field Programmable Analog Arrays (FPAAs). An FPAA consists of: 
1) a programmable cell that can be reconfigured to perform several analog functions. 
2) an architecture that interconnects a number of copies of the programmable cell. 
In this thesis, the full monolithic circuit implementation of the analog part of the 
programmable cell is presented. Chapter I gives an introduction to the idea of FP AA and 
introduces the FP AA architecture and the cell block diagram. Chapter II deals with the 
design and verification of a differential current-mode four-quadrant multiplier. The 
weighting-summing circuit with the normalizing stage is discussed in Chapter III. 
Chapter IV presents the design of a current-mode low-voltage programmable integrator-
gain circuit. 
Programmability was achieved by changing the bias current in the designed 
circuits; no analog switches were used in the signal path. This shows no effect on the 
performance of the circuits. The presented programming method, however, relies on the 
availability of a programmable current source with a storage capability. The design of 
this current source is discussed in chapter V. Conclusions are summarized in Chapter 
VI. 
The presented designs throughout the whole thesis were supported by detailed 
analytical derivations with the necessary SPICE simulations to verify the performance. 
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CHAPTER I 
INTRODUCTION 
1.1 The idea of Field Programmable Analog Array (FPAA): 
5 
Over the past two decades, there has been a growing interest in programmable 
circuits. The interest in a single IC that can be reconfigured to perform several digital 
functions has led to the success of circuits like Programmable Logic Arrays (PLAs) and 
Field Programmable Gate Arrays (FPGAs ). 
Analog circuits on the other hand lagged digital circuits due to the challenge of 
introducing programmability without degrading the performance. But the need for 
flexible, programmable low cost circuits kept the research in Field Programmable 
Analog Array (FP AA) alive. 
Several FP AA solutions have been presented in the literature. Tunable filters, 
were the first form of programmable analog circuits in which the cutoff frequency and 
quality factor are tuned (programmed) by changing certain bias condition. Neural 
Networks are another popular class of programmable analog circuits. In neural 
networks, a set of simple analog cells (neurons) are interconnected in a fixed 
architecture. Tunable filters and neural networks do not meet the full programmability 
criteria since their topologies are fixed and only the transfer function coefficients are 
6 
programmable. As pointed out in the literature [11], it would be advantageous to 
devise an IC strategy whereby the analog network topology is user programmable, 
using some type of reusable generic prototyping medium. Moreover, the 
programmable IC to be built should be continuous-time for best electrical performance 
and speed, and consequently can address many desired applications. In order to 
accomplish this, two things are required: 
1. A fully programmable cell which can perform different analog functions 
according to a programming code. 
2. An efficient architecture which interconnects a number of these cells. This 
architecture should contribute minimally to signal interference, cross talk and 
noise. 
Field Programmable Analog Arrays, FPAAs, were first introduced by Lee and 
Gulak [1]. The idea was to implement a universal programmable cell that can be 
programmed to perform several analog functions. The complete FP AA consists of a 
number of these cells connected with each other according to a programmable 
architecture. The presented FP AA was implemented in CMOS and programmability 
was implemented through analog switches in the signal path which enable/disable 
several parts of the cell. This however degraded the frequency response of the cell due 
to the finite ON resistance and parasitic capacitance of the switches. 
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Another improved FPAA cell block diagram and architecture was presented by 
Pierzchala and Perkowski [2], and is shown in Fig. l(a) and (b) respectively. The cell 
processes current-mode, differential signals. Its core consists of high-speed 
continuous-time current-mode circuits which implement the different blocks. 
Programmability in this approach is achieved by electronically controlling the bias of 
the different stages. No switches were used. This speeds up the cell and sustains good 
electrical performance. 
X2 
X1 Xn ' ' ... , Control signals 
Fig. l(a) FPAA cell block diagram 
.... .... -- ... ... 
.... ...... ...... -- - ... 
.. ..... .. 
"' .... ... ... 
Fig. l(b) The FPAA architecture 
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In analog systems, a cell usually contains a gain element, some linear time-
domain operation such as summation and integration, and some nonlinear block to 
enhance functionality such as multiplication. The suggested cell of Fig. l(a) has all this. 
It is capable of receiving four different inputs from neighboring cells in the FP AA 
structure presented by Pierzchala et. al. [3] and shown in Fig. 1 (b ), two sets of 
weighted copies of those inputs are generated via a weight-sum block whose output is 
fed then to a multiplier which can be also programmed to be a "multiply by 1" stage. 
The multiplier's output is fed to a programmable gain-integrator block which can be 
programmed to work as a gain stage or as an integrator or both. Several copies of the 
output of the cell are generated to be fed to the four neighboring cells. With this 
suggested block diagram of the cell and the corresponding FP AA structure, it was 
shown that the FP AA is capable of implementing several analog functions[ 4] , and the 
user can switch easily from one function to the other by reprogramming the FP AA. 
The following is a list of some possible functions that can be realized: 
1. Y= X. 
l 
2. Y=k( LW;X;) 
w;eWlor2 
3. Y= kJ(Xi 
4. Y=kX;2 
5. Y=k( LW;X;)( LW;X;) 
W;EWI W;EW2 
6. Y = k min(Xp ....... ,Xn) 
7. Y = k max(Xp ....... ,Xn) 
1 
8. y = kYi-1 s +a 
9. Y = k sign(Yi_8 ) 
, Yi- 7 is any of the above functions (1 to 7) 
, Yi-8 is any of the above functions ( 1 to 8) 
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An eighth order elliptic filter has also been demonstrated as an example of a 
practical application of the FPAA [ 4]. Fig. 2(a) shows the schematic of the eighth 
order elliptic band-pass filter realized as an OTA-C ladder. Instead of voltage-mode 
cells (OTA-C), current-mode cells of the programmable device (FPAA) are used to 
implement the same filter. The cells are arranged as shown in Fig. 2(b). Each cell works 
in integration mode except the cell 6 which realizes "infinite" gain. Cells 1 and 10 
realize lossy integrators. Unused cells and interconnects are marked in dotted lines. 
Most ladder and biquad filters can be mapped into the presented FP AA 
structure which provides the way to realize different continuous-time filters by means 
of programmability. 
v .. 
Fig. 2(a) Schematic of an eighth order elliptic band-pass OTA-C ladder filter 
5 
CC3 -
9 I• I 8 11 
• • 
r j-~----~ . 
----1 
9 _.-- I ~ - - - ' 
Input 
Fig. 2(b) Current-mode implementation of the filter in 2(a) using the FP AA 
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There are many other potential applications for a successful FP AA. In 
personal communication services, FP AA technology would allow the design of a single 
universal hand-held set that can be reprogrammed for various standards around the 
world. This in turn would lower the price of such a set dramatically and could be the 
first step towards unifying the world's standards. 
Disk drives also could benefit from such an FP AA, since this could be the 
solution for a single programmable analog filter that can be used instead of the two or 
three filters that are currently used. Since these filters do not operate simultaneously, 
replacing them with a single FP AA programmable filter where the transfer function and 
its coefficients can be dynamically reprogrammed, appreciable saving in space and 
power could result. 
1.2 Thesis objective: 
In this thesis, we have implemented the several analog blocks that comprise the 
FPAA cell shown in Fig. l(a); which means the full monolithic implementation of the 
weight-sum block, the multiplier block and a redesign of the integrator-gain block 
suggested by Pierzchala [2] for reduced complexity and lower power consumption. We 
also have designed a programmable-storage current source which is the key to 
programmability in the entire design. 
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Key issues in the design of these blocks were linearity, dynamic range, 
bandwidth and overall response vs. programmability, since programmability should be 
accomplished without jeopardizing the performance of the cell. The trade off between 
circuit complexity and available power budget will also influence the design technique. 
The design was accompanied by detailed mathematical derivations with the 
necessary SPICE simulations to show the performance. The Tektronix/MAXIM CPI 
8GHz bipolar process was used to implement the circuits; simulations were carried out 
using the Tektronix Analog Design System, ADS. 
CHAPTER II 
MULTIPLIER CIRCUIT DESIGN 
2.1 Circuit specifications: 
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An ideal four-quadrant multiplier would perfectly relate its output to its two 
inputs by the expression 
Z=KXY , where K is a constant 
for all values of X and Y including polarity. 
As stated by Gilbert [5], all practical multipliers suffer from one or more of the 
following shortcomings: 
1. A nonlinear dependence on one or both of the inputs. 
2. A limited rate of response. 
3. A residual response to one input when the other is zero. 
4. A scaling constant that varies with temperature and/or supply voltage. 
5. An equivalent DC offset on one or both inputs. 
6. A DC offset on the output. 
Much work has been done to design multipliers exploiting the non-linear 
characteristics of the devices, like the square-law device, or the exponential 
characteristic of a diode connected transistor. This kind of multiplier, however, suffers 
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from strong temperature dependencies and/or a small dynamic range for any degree of 
useful linearity. 
The multiplier circuit we need for our FP AA cell should minimize these 
limitations and strive to encompass the following specs.: 
1) good linearity characteristic over a wide dynamic range of operation. 
2) low sensitivity to circuit device parameter variation(~, Is, Re, .. etc.) and very 
low temperature dependence. 
3) It should be a current mode four-quadrant multiplier so it will be compatible 
with the other blocks of the FP AA cell. This will also give a wide band 
frequency response. 
2.2 Multiplier circuit design: 
The circuit that meets the above specifications better than any other circuit is 
the venerable Gilbert four-quadrant multiplier [5] as shown in Fig. 3. The circuit 
consists of two pairs of transistors, Q2-Q3 and Q5-Q6, having their collectors 
crossed-connected, and driven on the base by a further pair of diode connected 
transistors, Ql-Q4. It is the addition of this pair of diodes that linearizes the circuit. 
The X signal input is the pair of currents xis and (1-x)ls. The Y signal input is yh and 
(1-y)h, where x andy are dimensionless variables varying between zero and one. 
xIB 
Io 
+ 
Io 
(1-x)IB 
Fig. 3. The basic current-mode four-quadrant Gilbert multiplier[5]. 
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It has been shown [7] that the ratio of the emitter currents in the Q2-Q3 and 
Q5-Q6 pairs is the same as that in the QJ-Q4 pair, independent of the magnitudes of 
18 and h (neglecting second order effects). We can write: 
VREI - VBE4 +Von - VRE2 = 0 
V ln /cl - V ln 1c4 + V ln 1c3 - V In (.2 = 0 
T Isl T ]s4 T Is3 T ]s2 
If Isl = Is2 = Is3 = ]s4 = /.1· 
~ Ic1(.3 = 1 
(2(.4 
substituting the correct current values yields 
x/B(yIE-IcJ = 1 
(.2(1-x)Is 
(1) 
(2) 
(3) 
(4) 
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(2 = xy/E (5) 
Ic3 = (1- x)y/E (6) 
similarly it can be found that 
(.5 = x(l- y)JE (7) 
Ic6 = (1- x)(l- y)/E (8) 
The differential output current is 
lout = (2 + (.6 - /c3 - (s (9) 
Thus the normalized output Z is 
I 
Z = ~ = xy + (1- x)(l- y)-(1- x)y-(1- y)x (10) 
IE 
=1-2y-2x+4xy (11) 
It is seen that the circuit is balanced when x andy are equal to 0.5. If we apply bias 
currents such that the bipolar signals X and Y can be used as the inputs, with 
X=2x-1 (12) 
Y = 2y- I (13) 
yields 
Z=XY. (14) 
where X and Y are in the range -1 to + 1. 
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This is the exact large-signal analysis, with no assumptions about temperature. 
We did, however, assume that the transistors have: 
1) perfectly matched emitter diodes. 
2) perfect exponential characteristics (no ohmic resistance). 
3) infinite p, i.e. no base currents. 
The transistors used for the Q 1-Q4 should be biased to provide as low an input 
impedance as possible. Moreover, the Q3-Q5 and Q2-Q6 transistor pair should 
provide as large an output impedance as possible. The X and Y input signals should see 
a symmetrical input impedance. 
We will use the CPI process' minimum size npn device for the cell's core. This 
will save both area and power. We will bias these devices at 200µA for maximum 
current gain p. The resulting resistance for the diode connected transistors, assuming 
the temperature T=25°C, will then be around 130.Q, which is acceptably low as the 
input impedance of the multiplier. 
The Gilbert four-quadrant multiplier circuit with the necessary biasing sources 
is shown in Fig. 4. Note that Q20-Q21 represent the input stage of the gain-integrator 
circuit which is attached to the output of the multiplier. 
vcc 
(1-y)IE 
--- ,.,Q14 
R7 <.,.+ 
500 
+<:R2 
500 
Q9 
+<:Rl 
500 
+ 
Io 
io 
~(1-x)IB 
Q6 " I -- ~ • - - ~ • 
500 
VEE 
RlO :>+ 
500 
vcc 
Fig. 4 The Gilbe11 four-quadrant multiplier with the necessary bias 
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Inspection of the circuit in Fig. 4 shows that three reference currents are 
required to control the biasing of the whole circuit. In the normal multiplication mode, 
lrefI, lrefl and lref3 are set equal to each other; this sets IB= h Note that the multiplier 
has to be designed so it can be set to a "multiply by 1" mode where it behaves as a 
buffer for the X input. In this case, I ref2 is set to zero and the value of Iref3 is set to be 
twice the value of /,en so that IB remains equal to h to get the multiply by 1 value. 
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QI-Q4 and Q2-Q3-Q5-Q6 represent the basic Gilbert multiplier. Qll and Q8 
provide bias current for QI and Q4 respectively (that sets the bias current 18 ). QI 4 
and QI 6 provide the emitter bias current h. Q9 and QI 0 provide the collector bias 
currents for the four transistors Q2-Q3-Q5-Q6. QI 7 and QI 8-QI 9 supply base 
current for the pnp and npn bias transistors respectively. Note that the emitter voltage 
of Q2, Q3, Q5 and Q6 is approximately at ground potential. This will give a VcE 
voltage for these transistors of approximately 0. 78 V. 
Wheny=x=0.5, the circuit is balanced and each of the four transistors Q2-Q3-
Q5-Q6 conducts 0.25h. Ify=0.5 and x=O, Q6 and Q3 will share all the emitter current 
h. If x=0.5 and y=O, Q5 and Q6 will share h. For 100% mismatch, y=x=O, Q6 will 
conduct all h with all other transistors of the basic cell being cut-off (Q5 will be the 
case for x=+ I andy=O; Q2 if x=+ I andy=+ I; Q3 for x=O andy=+ I). 
Note that the overall current swing is controlled by changing the bias currents. 
This circuit should be biased so that each transistor conducts a quiescent current of 
200µA for maximum ~ and ft; we can however lower the bias current for power saving 
purposes, but that will result in lowering the speed of the circuit. 
2.3 Circuit simulation: 
Several types of simulations should be carried out to investigate the 
performance of the multiplier circuit. We will simulate and analyze the transfer curves, 
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frequency response and large signal input and output impedance. We will also examine 
the effect of the mismatch of some circuit parameters, like the emitter resistance and 
the device saturation current, on the linearity of the circuit. 
2.3.1 The transfer curves: 
What we mean by ''transfer curves" is the set of curves relating the output of 
the multiplier to one of its inputs for a fixed DC value at the other input. These sets of 
curves are important to measure the linearity of the multiplier. The nonlinearity of the 
multiplier (some times called the linearity error) is defined as the maximum difference 
between the actual and the "best straight-line" theoretical output for all pairs of X and 
Y input values. 
The linearity error usually is specified as a percentage of full scale. Thus, for 
example, a 1 % linearity error in a multiplier with ±200µA output current means that 
the output will not deviate more than ±2 µA from the best fit straight line for the 
maximum deviation of any one input with the other input held constant [ 13]. 
To generate the transfer curves, two differential current signals are applied at 
the X and Y inputs, respectively. Note that the differential signal at the X input can 
have current values from -Is to+ Is; similarly, the signal at the Y input can have values 
between -h to + h. The reference current is set to 200µA and for generating the 
transfer curves, we will sweep the X input from -500µA to +500µA for three values 
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of the Y input equal to ±0. 5h, 0 and ±h and display the differential output current. 
The output current is taken to be the difference between the currents flowing in the 
two diode connected transistors which represent the input stage of the next stage. The 
results are shown in Fig. 5(a). 
The circuit demonstrates excellent linear behavior over a wide dynamic range as 
can be seen in Fig 5(b) which displays the derivative of the output characteristics with 
respect to the input. 
:y I b _ _ ! c - 'a j e 1-;1 
::u,pu<(q22, iol -oucpuc )q21, iol I~ ::o"". i O. 0 - 200u ~I 
400u -
300u -
200u -
lOOu -
I 
0 
~ / Y=+l 
~ / 
------ ~" / 
Y=+O. 5 
--- ,_____ --
------
- ----
------
~ / --~ 
d 0 -
A 
-lOOu -
-200u 
-300u 
-400u -
I/ ----
Y=O 
---- ~ 
------ ----- -- v I~ ~ --------~ 
------ ----I/ "-.._ Y=-0. 5 ~ 
/ " ~ Y=-1 
-500u -400u -300u -200u -lOOu 0 lOOu 200u 300u 400u SO Ou 
ix {differential) A 
Fig. 5(a) The transfer curves set for the Gilbert four-quadrant multiplier; the 
differential output current is displayed vs. the X input for fixed increment values of the 
Yinput. 
a 
iy 
dif (a) 
#8 
1. 2 
b re - 'd le 17! 
-400u I ~O~ IO .o 200u ~I 
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Fig. 5(b) Derivatives of the set of curves in 5(a) which shows the gain of the multiplier 
over the dynamic range, linearity error was found to be 0.9% over a dynamic range of 
399µA (99.7% of the bias current) 
From Fig. 5(a), the linearity error was measured to be 0.9% over a dynamic 
range of 399µA (which is 99.7% of the bias current!) This shows how linear the 
multiplier is specially when looking to the wide dynamic range which is close to the 
bias current of the circuit. 
2.3.2 Frequency response: 
The high-frequency capability of an analog multiplier is described in terms of 
its bandwidth. Simulating the response of multipliers and the degree these simulations 
,.,.., 
,;....) 
reflect the actual behavior of the circuit is one of the main problems that faces 
designers due to the non-linear operation of mixing or multiplication. The mixer in Fig. 
3, however, can be considered as a "Linear" multiplier in which it behaves as an 
amplifier for one of the inputs with a fixed DC value at the other input that sets the 
gain; this makes the linearizing AC analysis we used to predict the frequency response 
of the multiplier valid. 
With fixed DC currents of ±0.5h and ±h at the Y input, the frequency 
response of the multiplier with X being the AC input is shown in Fig. 6(a). It can be 
seen from Fig. 6(a) that the circuit has a wide band response (2.18 GHz) relative to the 
ft of the transistors for this process. The circuit shows only a small sensitivity to the 
DC operating point of the Y input. 
Fig. 6(b) shows the frequency response of the multiplier for fixed DC values at 
the X input with Ybeing the AC input. The bandwidth ranges between 3.4-4 GHz. 
Note that by comparing the frequency response in Fig. 6(a) and (b), it can be seen that 
there is some asymmetry in the bandwidth between the two graphs. This is because 
when using X as the AC input, the multiplier circuit will have a common-emitter 
configuration (transistors Q2, QJ, Q5 and Q6 each will behave as a CE amplifier). On 
the other hand, when Y is used as the ac input, the circuit is configured as a common-
base which has a wider bandwidth than the CE configuration for a certain load (which 
is in this case the diode-connected transistors Q20 and Q21). The dependency of the 
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bandwidth on the DC operating point of the X input (apparent from the graph in Fig. 
6(b)) is due to the ac resistance of the diode connected transistors Q 1 and Q4 which 
are connected to the base of the quad transistors Q2, Q3, Q5 and Q6 each configured 
as a CB. This resistance contributes to the value of the dominant-pole of the circuit and 
consequently affects the bandwidth. Generally, the circuit has a wide frequency 
response which is very much consistent with the high-speed spec. mentioned before. 
a 
1y 
·1mag(output(q2 . ~ If I jn2 2,1c)-output( 21. 200u 400u q , 1c)) 
200u -
150u -
d 
lOOu -
A 
50u -
0 -
I 
10 100 lk lOk 
I 
Iy=400ll, 
Iy=200'µ, 
lOOk lM lOM 
frequency Hz 
fo=2 .1bs GHz 
"'\ 
fo=2 .1 8 GHz \ 
- ---...__ 
\\ 
\ 
\ 
I \\ "" I 
lOOM lg lOg lOOy 
Fig. 6(a) Multiplier frequency response , Xis the AC input, the response was plotted 
for fixed DC values at the Y input of ±0.5h and ±h, bandwidth =2. l 8GHz 
ix 
mag(output (q22, ic) -output lq2l, ic)) 
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x=200u • f =3 .4 GHz \ - -- - - -
-~ \ i 
\1 I l 
\I 
\\ 
lOk lOOk lM lOM lOOM lg 1011 lOOg 
f raquancy Hz 
Fig. 6(b) Multiplier frequency response, Y is the AC input, the response was plotted 
for fixed DC values at the X input of ±0.518 and ±18 , bandwidth ranges between 
3.4 -4GHz 
2.3.3 Input and output resistance: 
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The input resistance of the X input is shown in Fig. 7(a). The resistance is 
plotted vs. the large signal input current. It can be seen that the differential input 
resistance is quite low and acceptable for a current-mode environment. The input 
resistance remains relatively low over the dynamic range except at very small currents 
where the gm of the transistor gets very small and so the two diode connected 
transistors will have a higher resistance. 
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The differential input resistance for the X input is given by: 
Rd= VT+ VT =VT[ 1 ] 
xi x/
8 
(1-x)/
8 
1
8 
x(I-x) 
(15) 
The minimum input resistance Rxidmin = 4VT/18 occur when x=0.5, which is for 
IB=400µA Rxidmin = 260.Q. The input impedance increases in a relatively slow rate as x 
deviates from 0.5. For x=0.2 and by substitution in Eq. (15), the input impedance 
increases by 150% from the minimum value; and when x=O. l the amount of increase is 
250% which is still considered low specially when compared with the output 
impedance of the driving circuit (the weight-sum circuit that is going to be discussed 
later). 
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Fig 7(a) Differential input resistance of the X input of the Gilbert multiplier vs. the DC 
input current Ix at the X input. 
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The differential input resistance of the Y input is shown in Fig. 7(b) vs. the input 
current. Note that the X and Y inputs are almost identical. 
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Fig. 7(b) Differential input resistance of the Y input vs. the DC input currently at the Y 
input 
The differential output resistance of the multiplier is shown in Fig. 8 vs. the 
DC output voltage. By looking at Fig. 8, we can see that the output resistance of this 
circuit is quite large specially when you compare it to the input resistance of the next 
stage which is simply a diode connected transistor. The output resistance, however, is 
limited by the pnp current sources that is used to bias the circuit. 
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Fig. 8 The output resistance of the multiplier circuit vs. the output voltage. 
2.4 Intermodulation distortion: 
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In telecommunication applications, the designer is usually concerned about how 
much undesired harmonic signal the circuit can generate from the fundamental input 
signal. This is known as the intermodulation distortion and one way to measure it is by 
finding the difference in dB between the fundamental and the third harmonic signals 
(the third harmonic is the largest generated harmonic). 
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Fig. 9 FFT of the output current for intermodulation distortion measurement of the 
multiplier circuit. The third harmonic was 35dB below the fundamental signal. 
In practice, two sinusoidal signals with frequencies ro 1 and ro2 are injected at 
the input of the circuit. The output is plotted in the frequency domain. The 
intermodulation distortion is measured by the difference in dB between the signal at w 1 
and the harmonic signal at 2ro1- mi or the difference in dB between the signal at 002 and 
the harmonic signal at 2002- Wt whichever difference is the worst case. 
For the multiplier circuit, two sinusoidal signals of frequencies 200 MHz and 225 
MHz , with differential amplitude of 200µA each, are injected at the X input with the 
Y input held constant. The FFT of the output current is shown in Fig. 9. Two mam 
harmonics show up, one at 175 MHz and the other is at 250 MHz. The 
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intermodulation distortion was found to be 35dB which is quite low specially when 
one looks at the amplitude of the applied signal which can have an instantaneous value 
equal to the bias current. This result compares favorably with specs. for this type of 
circuits in commercial products. 
2.5 Effect of circuit mismatch on transfer curves: 
2.5.1 Effect of mismatched non-zero DC emitter resistance: 
One of the major cause of nonlinearity in the multiplier circuit is the mismatch 
of the non-zero emitter resistance between devices. These resistors represent all the 
bulk resistance of the diffusions, particularly the base resistance, referred to the emitter 
circuit. In fact, these elements will be current dependent, due to the crowding effect 
and beta nonlinearities. The current dependency was not included in the simulation 
because it is very difficult to model. 
The mathematical derivations for the effect of any mismatch in the emitter DC 
resistance are discussed by Gilbert [5]. To show the effect, we inserted 1 O.Q resistors 
in series with the emitter of the devices Q 1 and Q4. This creates a 100% mismatch. 
The multiplier was re-simulated with this mismatch condition. The transfer curves are 
plotted in Fig. 10. The linearity error (deviation from the ideal line) was found to be 
4% over a dynamic range of 399µA (99.7% of the bias current), which shows a clear 
degradation in the linearity of the circuit due to this mismatch. In reality, the Re 
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mismatch between devices due to layout and process imperfections would not exceed 
10 to 20%. 
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Fig. 10 derivatives of the transfer curves for I 00% Re mismatch, linearity error was 
found to be 4% over a dynamic range of 399µA (99.7% of the bias current). 
2.5.2 Device saturation current mismatch: 
The device saturation current mismatch effect was also discussed by Gilbert [5] 
with all required derivations to predict the amount of distortion. The simulation for the 
multiplier performance under worst case saturation current mismatch of I 0% is shown 
in Fig. 11, (Qi and Q4 were perfectly matched and their saturation currents were set to 
the nominal value. Q2 and Q6 have a + 10% mismatch, Q3 and Q5 have a -10% 
mismatch). The linearity error has increased to become 5.2% of the output over the 
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dynamic range of 399µA, which indicates that careful layout procedures should be 
followed to ensure best device matching. 
Note that 10% mismatch in the saturation current between devices was 
exaggerated just to demonstrate the effect. In reality the mismatch does not exceed 
1- 3 % for this process as a worst case. 
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Fig. 11 Derivative of the transfer curves with 10% saturation current mismatch, the 
maximum deviation from the ideal line was found to be 5 .2% over the dynamic range of 
399µA (99.7% of the bias current). 
CHAPTER III 
WEIGHTING-SUMMING CIRCUIT 
3.1 The function of the circuit: 
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As was shown in the block diagram of the PP AA cell, Fig. 1, each cell receives 
4 inputs in differential form. These inputs are fed into two "weighting-summing" 
circuits. The role of the weighting-summing circuit is to multiply each of these inputs 
by a certain weighting factor, which can be positive, negative or zero and then sum the 
resulting output currents. 
The weighting -summing circuit should have the following characteristics: 
1) it has to be a current mode circuit capable of receiving differential input currents and 
producing a weighted differential output current. 
2) the circuit should be a four-quadrant multiplier since the weight (gain) can be 
positive or negative as mentioned above, with the differential input current signal as 
one input and the weight being the other one. 
3) the circuit should provide good linear behavior over the dynamic range of operation. 
4) the circuit should provide a wide bandwidth response. 
5) circuit simplicity and power consumption should be kept in mind. 
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3.2 Circuit implementation 
3.2.1 The Four-Transistor multiplier cell: 
The minimum number of transistors required to implement a four-quadrant 
multiplier with both input and outputs being in differential form is 4 transistors, as 
shown in Fig. 12 [6]. 
Il 
I i 
Ql Q2 
I 
Q3 
(1-X>Ix cp <l·Xl!x 
Fig. 12 The 4-transistor multiplier, both x and y can be bipolar 
For this circuit: 
(Jc4 = (-}c2 (16) 
(1- x)!Jc4 = ((1- y)I, - ( 4 )(1 + x)/ 1 (17) 
('4((1- x) + (1 + x)) = (1 + y)(l + x)/.r (18) 
(1 + y)(l + x)I,. 
I = . 
c4 
2 
(19) 
if IY = 2lx yields 
Ic3 = (1 + y )!" - (4 
==> Ic3 = (1 + y)(l - x)l" 
2 
(1 + y)(l + x)l" 
/I = (;4 +/cl = . + (1- X )Jx 
2 
(1 + y)(l - x)l" 
L, = I·" + /.2 = · + (1 + x )Ix - l _1 l '") ... 
II = lx(2 + y(l + x)) 
12 = lx(2 + y(I - x)) 
==> l 0 d = /1 - 12 = 2xylx 
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(20) 
(21) 
(22) 
(23) 
(24) 
(25) 
(26) 
since both x and y can be positive or negative (each can vary from -1 to 1 ), this circuit 
implements a four-quadrant multiplier, and the weight is y. 
3.2.1.1 Circuit full implementation and simulation: 
The full implementation of the four-transistor multiplier circuit is shown in Fig. 
13. Two programmable reference currents are required to bias the circuit. !ref! sets the 
current Ix· I ref2 sets the weight current (1 + y) I Y. In the case of unused weight cells, 
I ren and I ren are shut off. 
. . 
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The output of the cell is connected to diode connected transistors which 
represents the input stage of the multiplier discussed in Ch~pter 1; this keeps the base-
collector voltages of Ql-Q2 at about 0.7V and for Q3-Q4 at 1.4V. 
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Fig. 13. Full implementation of the four-transistor multiplier 
We need to evaluate this circuit for linearity which is an important issue in the 
performance of the whole FP AA. The transfer curves of the four-transistor multiplier 
are shown in Fig. 14(a). The differential output current was plotted vs. the DC input 
current for fixed weight values. The derivatives are shown in Fig. l 4(b ). 
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Fig. 14(a) Transfer curves of the 4-transistor multiplier, the output current was plotted 
vs. the input current for different weight values. 
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Fig. 14(b) Derivatives of the set of curves in Fig. 14(a), the linearity error was found to 
be 12.5% over a dynamic range of 399µA (99.7% of the bias current) 
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From Fig. 14(a) and (b), the linearity error was found to be 12.5% over a 
dynamic range of 399µA (99.7% of the bias current). Therefore, the four-transistor 
multiplier has shown not to have the linearity expected from a translinear circuit; this 
can be seen clearly from Fig. l 4(b ). The analysis for this distortion is discussed in the 
next section. 
3.2.1.2 Distortion analysis: 
As seen from Fig. l 4(b ), the four-transistor multiplier circuit is not as accurate 
as that of the six transistor multiplier circuit discussed in Chapter 1. The main reason 
is the distortion resulting from the lumped non zero emitter resistance, (which we 
neglected in our derivations), which does not cancel out at the output. 
Assuming a non-zero emitter resistance; and 100% matched transistors, the circuit 
equations can be rewritten to: 
RJ4 + VBE4 + RJ1 + VBEI = RJ3 + VBE3 + RJ2 + VBE2 (27) 
R, I I -U1 +/4 -J.,,-/2) 
_u=evr . 
/4/1 
, assuming !Re<< VT (28) 
~ (2(1 + y)lx -/4 )(1 + x)lx =I+ R, ((I- x)/, + 14 _ 2(1 + y)lx + / 4 -(1 + x)I, J (29) 
/3(1- x)lx VT 
2(1 + y)(l + x)/x - (1 + x)/4 = 1 +Re [-2x/ - 2(1+y)/x+214] (30) 
Vo x 
/ 4 (1- X)fx T 
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2(1 + y)(l + x)lx -(1 + x)l4 = ~' [4 (1- x)[l - 2/,(1+x+y)+214 ] 
T 
(31) 
(I+ y)(I + x)l, = /4 - ~:(I- x)l4 [l,(1+x+y)-14 ] 
T 
(32) 
==} 14 =(I+ y)(I + x)I, + ~, (1- x)I4 [/JI + x + y)- 14 ] 
T 
(33) 
Similarly, it can be verified that 
R 
13 = (1 + y)(l- x)lx + Voe (I- x)l4 [ lx(l - x + y)- 13 ] 
T 
(34) 
==} 10d = 14 - 13 = 2x(I + y)l, + ~' 14(1- x)(2xlx - l,,J) 
T 
(35) 
From Eq. (35), the impact of a non-zero emitter resistance on the circuit 
linearity becomes apparent. First, this non linear error term does not cancel out and 
appears in the differential output current. Moreover, we have assumed that all 
transistors have the same emitter resistance which is incorrect because this resistance is 
current dependent, due to factors like emitter crowding, and since each transistor 
conduct its own current, the emitter resistance will vary between transistors and the 
nonlinear error will get even worse! 
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3.2.2 The six transistor multiplier cell: 
This circuit was discussed in details in Chapter 1; we can use it to construct a 
weighting summing circuit with the emitter tail currents of Q2-Q3-Q5-Q6 being used 
to set the weight. This circuit has the advantages over the four-transistor multiplier of 
better accuracy and linearity. Moreover, it is less sensitive to transistor mismatching 
and emitter resistance. 
Since we have two weighting summing blocks, two weighted copies for each 
input to the FP AA cell should be generated. However, we do not need an extra 6 
transistors for the other weight, in fact, we need only 4 more transistors. On the other 
hand, to get another weight using the four-transistor multiplier, we need an extra full 
cell, this means that the extra hardware we spend using the six transistor multiplier 
instead of the four transistor one is only two transistors per input which is a small 
price to pay for the resulting improvement in performance. 
The circuit to generate two weighting copies for any differential input using the 
six transistor multiplier is shown in Fig. 15. QI, Q2, Q3, Q4, Q5 and Q6 represent the 
first weight circuit. Transistor Q7, Q8, Q9 and QI 0 are added to get the second weight 
for the same input. Five programmable reference currents are required to bias the 
circuit. 
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Fig. 15 The weighting circuit based on the six-transistor multiplier cell 
Ire.fl sets the bias current ls. !,en and !,en set the first weight w1 where w 1=+ 1 when 
l,ef2=0 and l,.e0 =1s, w1=-I when l,e12= Is and 1,.e13=0, and w 1=0 when 1,.e12= 
l,en =0.5fs. l,e14 and 1,.45 set the second weight w2 for the given input current. 
Simulation shows that the linearity of the circuit is not affected by using this 
configuration instead of using two separate cells. The transfer curves are displayed in 
Fig. 16(a) and (b). The linearity error was found to be 0.9% over the dynamic range of 
399µA (99.7% of the bias current). Accordingly, for our FPAA, the six-transistor 
multiplier circuit shown in Fig. 15 will be used to implement the weight-sum circuit. 
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Fig. 16(a) The transfer curves of the weighting circuit based on the six-transistor 
multiplier's cell; one of the outputs was plotted vs. the DC input current for fixed 
weight values. 
a ~c ~-m d "f( -soornjo.o soorn 1 1 a) - _ _L_. 
#3 
w 
g 
h 
1 -~~~~-r-~~~~~~~==ii-=~~========,,-,=1=======,--,,====-~==i-=~~~~~~~-r~~~~ 
weight=+l 
500rn -~~~~-!-~~~~~~~~~~~-:::'7::::::;::-;:rl-~~~~~~~~r--~~~~~~~-r~~~~ 
weight=+O. 5 
weight=O 
0 -~~~~-+-~~~~~~~--1~~~~~~~~-t-~~~~~~~~t-~~~~~~~-r-~~~~ 
weight=-0. 5 
-500rn ------4----~-~-+-~~~~~~--j~~~~~~~-r-~-------ir---~ 
weight=-1 
-1 -~~~~-+--~~~~~~~~1====~~~=======r===========~~~F-~~~~~~~-1-~~~~ 
-400u -200u 0 200u 400u 
ix (differential) A 
42 
Fig. 16(b) The derivatives of the set of graphs in 16(a). Linearity error was found to be 
0.9% over a dynamic range of 399µA (99.7% of the bias current) 
43 
3.3 The normalizing circuit: 
3.3.1 The need for such a circuit and its function: 
Each differential output current of the weighting circuit can swing the full 
dynamic range. This means that at the summing point we will have a current that can 
swing to n times the full dynamic range, where n is the number of outputs of the 
weighting circuits. As a result, if all stages in the FP AA cell have the same biasing, 
clamping and consequently distortion will occur. 
As a solution to this problem, we need to build a circuit that accepts full swing 
input currents and produces a controllable full swing output current which still 
represents the sum of all input currents. This circuit is called the "normalizing circuit". 
3.3.2 Current-mode normalizing circuit implementation: 
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L Ik ! 
Fig. 17 Translinear normalizing circuit[6],[9] 
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(36) 
(37) 
(38) 
(39) 
Eq. (39) shows that the current le sets the final swing of the output current at 
the sum point. Take for example n=2 and assume the input signals (in this case there 
are two) have the same swing lk. Substituting in equation ( 40) yields that h' for each 
input will be half le. This means that the output full swing le is shared equally by the 
two input signals. Same thing applies for any number of input signals n, where the 
output swing current, le , is shared evenly by these input signals with each 
contributing I/n of the full output swing. It is worth noting that this circuit is similar 
to the type 'A' multiplier cell in having good beta immunity. Thus, it can operate with 
ratios of ~ as low as lip [ 6]. 
lk 
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3.3.3 Circuit Simulation: 
Fig. 18 is part of the differential normalizing circuit in which the output of a 
weighting circuit is fed to the Q l -Q2 pair of transistors. The output is taken from the 
collectors of the Q3-Q4 pair. Each output of the weighting circuits is fed to a circuit 
similar to that of Fig. 18. The emitter tail point (the point connecting the emitters of 
Q3-Q4) of all of these circuits are then connected together to a tail current source hE 
that will determine the final swing of the sum current. The corresponding collectors are 
also connected together to sum all outputs. 
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Fig. 18 full implementation of the differential normalizing circuit 
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With the normalizing circuit of Fig. 18 as a subcircuit, Fig. 19 shows the 
configuration to test the performance of the normalizing circuit with the outputs of the 
weighting-summing circuit connected to drive it. As shown in Fig. 19, each output of 
the weighting circuit is connected to a circuit similar to that in Fig. 18. The tail point of 
these circuit are connected together to a tail current IEE that will determine the final 
output swing at the summing node where the outputs of the normalizing circuit are 
connected together. 
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Fig. 19 weighting-sum circuit plus the normalizing circuit, top level circuit 
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Fig. 20(a) Transfer curves of the normalizing circuit, the differential output was 
plotted vs. the input current 
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Fig. 20(b) Derivative of the set of curves in 20(a), the circuit has a linearity error of 
1. 8% over a dynamic range of 3 99µA (99. 7% of the bias current). 
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The weighting-summing circuits was programmed so that all its outputs will 
have same swing. The output current at the summing point of the normalizing circuit 
was plotted vs. the DC input current to the weighting circuit for increment values of 
the weight parameter. The results are shown in Fig. 20 (a), and to show linearity, the 
derivative is shown in Fig. 20(b). The linearity error was found to be 1.8% over a 
399µA dynamic range (99.7% of the bias current). 
3.3.4 Distortion analysis: 
The transfer curves in Fig. 20(b) shows some non-linear behavior of the 
normalizing circuit. To see where this kind of behavior is coming from, let's take 
another look at the circuit of Fig. 18. In our previous calculations, we assumed zero 
emitter resistance for the transistors, but in reality that is not true. To demonstrate this 
effect, let us assume that all transistors have equal emitter resistance Re and we are 
going to rewrite the equations that describes the normalizing circuit to include this 
effect. 
For the normalizing circuit in Fig. 18, considering the emitter resistance, one can write: 
-vBE1 - RJ1 + vBE3 + RJ-:. -vBE4 - RJ4 + vBE2 + RJ2 = 0 (40) 
1-:,12 = 1 +Re (II+ 14+13+12) 
1114 \!T 
(41) 
II R 
_l_l_ :::::: I + _e [(I - X) Ir + 2 I EE - 2 l,, - (I + X) I ] 
I/4 VT . - x 
13(1 + x)/x R 
(1- x)l (21 - /)=I+ "e (2IEE - 2l,, - 2xI ) 
x EE 3 VT - x 
R 
I3(1 + x) =(I- x)(2/EE - 13) +,/(I- x)(2/EE - 13)(2/EE - 213 - 2x!J 
T 
~ 13 = (!- x)IEE +~'(I - x)l4 (IEE - 13 - xix) 
T 
l4 =(I+ x)IEE +Re (I- x)/4(/EE - I4 + x!J 
VT 
~ l,w = 14 - 13 = 2xl EE + ~' (I - x )14 (2xl, + 13 - 14 ) 
T 
R, 
Iod = l4 - !3 = 2x!EE + ~t (I- x)/4(/id - Iod) 
T 
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(42) 
(43) 
(44) 
(45) 
(46) 
(47) 
(48) 
Eq. ( 48) shows that the non-zero emitter resistance causes a nonlinear behavior 
of the circuit. This effect is similar to what we have seen in previous circuits. Closer 
inspection of Eq. ( 48) shows that the effect of Re can be completely eliminated if we 
make the input and output differential currents exactly equal. This can be achieved by 
making: Ix= I EE· 
To demonstrate the above results, we simulate the circuit for two different 
values of h£, Fig. 21(a) is the transfer curve for the circuit of Fig. 17 with hE <Ix and 
:=1 
E:J 
l JOOm 
g 
a 200m 
i 
100.. 
----------
~ 
50 
----r----_ IEE.:: ix IEE•O.Six 
-lOOu 0 lOOu ~OOu 
ix (differential) A 
Fig. 2l(a) The derivative of the transfer curve of the normalizing circuit with hE=0.51x, 
linearity error is 0.6% over the dynamic range. 
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Fig. 21(b) The derivative of the transfer curve of the normalizing circuit with JEE= Ix, 
the linearity error is 0.13% over the dynamic range. 
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Fig. 21(b) is the transfer curve for IEE= Ix. We can see that the circuit has better 
linearity when Ix = hE· Unfortunately, we can't apply this result to our normalizing 
circuit in its current shape. Connecting the emitters of the cells together forces the 
output swing to be smaller than the input swing by a factor of n, where n is the 
number of inputs to the normalizing circuit. 
3.3.5 Intermodulation distortion: 
The intermodulation distortion for the weighting and the normalizing circuits of 
Fig. 19 is shown in Fig. 22. 
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Fig. 22. FFT for the output signal of the weighting circuit connected to the normalizing 
circuit. Third harmonic signal is 29dB below the fundamental input signal. 
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Two sinusoidal signals at 200 MHz and 225 MHz, with a 200µA differential 
amplitude each, were injected at each input of the weighting circuit. The FFT of the 
output signal is shown in Fig. 22. The third harmonic component was 29dB below the 
fundamental signals. Note that the instantaneous amplitude of the applied signal can 
hit the bias current limit, and still the harmonic distortion generated by the circuit 
nonlinearities is quite low. 
CHAPTER IV 
INTEGRATOR-GAIN CIRCUIT 
4.1 The Integrator: 
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Continuous-time filters operating at cutoff frequencies exceeding 1 OMHz 
constitute a large potential market. With the trend towards low-voltage and low-power 
circuits, it is becoming increasingly difficult to design high-speed, highly-linear, wide-
dynamic-range voltage-mode continuous-time analog filters. This has led to a growing 
interest in current-mode domain signal processing because of its speed and immunity 
to parasitics due to the low impedance environment [10]. 
The integrator still represents the key block in continuous-time filter design. In 
ladder-filters for example, it is the main block used for the implementation. 
Our FP AA cell contains a programmable integrator-gain block which can be 
configured to function as either an integrator with tuned (programmable) gm, or as a 
programmable gain stage, or both. 
A suggested implementation for the integrator-gain block for the FP AA was 
presented by Pierzchala in [ 4]. That design uses the basic Gilbert current-gain cell for 
implementation but the design suffers from some draw backs. The implementation is 
complex, and this is reflected in area and power consumption which are key issues in 
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this kind of circuits. Secondly, the design uses a trans-impedance stage to convert 
current to voltage for the feedback signal. This is undesirable for all-current-mode 
circuits. In this chapter, we will present another implementation that is still based on 
the Gilbert current-gain cell with a gm-C based integrator. The presented circuit is 
simpler than the design presented in [4] and uses an all-current-mode implementation, 
while sustaining the electrical performance necessary for such a block in our high-speed 
FPAA. 
The basic building block of the proposed integrator consists of current mirrors 
and capacitors only, no resistors are involved, which makes it easy to implement in a 
monolithic integrated circuit. This integrator can operate from a power supply as low 
as 1.5V. The integrator circuit is shown in Fig. 23(a). It is a differential-in differential-
out current-mode integrator. The small signal model is shown in Fig. 23(b). 
For the circuit of Fig. 23(b ): 
(g m1 + sC1 H~ + g m4 Vz - I;+ = 0 
(gm3 + sC2)Vz + gm2 Yi - I;-= 0 
By subtracting equation (50) from (49) yields 
(gm3 + sC2 - gm4)'V; -(gm1 + sC1 - gm2)Vi =It - Ii-
(49) 
(50) 
(51) 
+ 
Ii 
+ 
gml 
+ 
Ii 
- + 
Io Io 
Q12 
R2 
500 
+~Rl 
? 500 
l~ QlO 
I-i 
Ql ~ l • r; Q2 ri Q5 Q6 ~ Q4 t1 • l ri Q3 
C2 
Fig. 23(a) Differential current-mode gm-C integrator 
Vl 
+ 
Clr-T" 
+ 
Io Io 
V2 
+ 
C2 
+ gm3 
Fig. 23(b) The AC model for the integrator circuit in 23(a) 
if gmi = gm2 = gm3 = gm4 =gm and C1 = C2 = C, Eq. (51) simplifies to 
It - I;-= Cv; - Vz)sC 
but I,~= -gm6 Vz (~ = -gm5 v; 
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-
Ii 
(52) 
(53) 
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Assuming grr6 = gm6 =gm gives: 
1: - I,~ = gm ( ~ - ~) (54) 
Combining Eq. (53) and Eq. (54) gives the ideal integrator function relationship 
Jod (~ - J; gm 
-= =-
lid I;+ - I;- sC 
(55) 
between the differential input and output currents. The gm of the integrator can be 
tuned by changing the DC bias current which will be used as the "programming" 
parameter. 
The DC gain of the integrator theoretically seems to be infinite and the pole is 
at zero frequency. Eq. (55), however is the first order approximation of a lossless 
integrator with transistors of infinite current gain p. Next, we will consider the second 
order effects due to finite current gain p on the circuit of Fig. 23(a). Other factors, like 
devices output resistance, have minor effect and will not be considered here. 
With finite p, equations ( 49) and (50) are modified to: 
[gm/I+;)+ sc}-; + gm 4 V, =I( (56) 
[gm,(!+;)+ sC2 }-; + gm2V,=1; (57) 
which, with gm 1 = gm 2 = gm 3 = gm4 = gm5 = gm6 = gm and C1 = C2 = C, result in the 
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nonideal integrator function 
1 r r 
_!!!}_ = " - " = gm 
lid I;+ - I;- sC + 3g
11
) f3 
(58) 
Eq. (58) shows that for a value of P=l 00, the integrator will have a DC gain of 
about 30.5dB. Note that the pole is located at w = 
3
gm , which for f3= 100, C= 1 Opf 
() f3C 
and a 1 OµA bias current, is around 180 KHz. 
Fig. 24 shows the simulated ac response of the integrator with these element 
values and bias conditions. The DC gain and pole location agree with the theoretical 
values. Note that the base-emitter capacitances of QI, Q2, Q3, Q4, Q5 and Q6 load 
the value of the custom capacitors CJ and C2 and contribute a small error in the pole 
location compared to the calculated value. This should be kept in mind. 
The useful band of the integrator is usually determined by the designer 
according to the amount of tolerable phase error. Some designs can tolerate phase error 
in the integration as high as 5%; other designs specially those with high quality factors 
can not tolerate phase errors exceeding 0.5% [12]. As seen from the phase plot in Fig. 
24, the integrator is useful over a bandwidth of 61.3 MHz (tuning range is between 1.7 
and 63 MHz) where the phase of the integrator is 90°±5%. The useful bandwidth 
jumps to 134 MHz for a 10% phase error; but for a 1 % phase error, the useful band is 
only 15 MHz over a tuning range from 6 to 21 MHz. 
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The integrator in quite suitable for high-speed applications where the demand is 
to build filters with cutoff frequency of 10 MHz and above. 
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Fig. 24. Integrator frequency response, magnitude and phase, with C= 1 Opf, I bias= 1 OµA 
and ~=100 
The power consumption for the integrator circuit is equal to: 
Power= 6Vcclhias' which for a lOµA bias current and a supply voltage of l.5V, results 
in a power consumption of a mere 90µ Watts! 
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4.2 The Gain circuit: 
The gain circuit in our FP AA cell should have the following requirements: 
1. It should be a differential current-mode circuit with wide bandwidth response. 
2. Linear response over a wide dynamic range. 
3. Low sensitivity to temperature, parasitics and device parameters. 
4. Programmable gain. 
The Gilbert Current-Gain cell [7], as shown in Fig. 25, will do the job. The 
circuit is very simple, has excellent characteristics, and meets the above requirements. 
The circuit band width is close to that of the individual devices, it has low sensitivity 
to device parameters and temperature. Moreover, it has a good linear gain over a wide 
dynamic range. 
xIB {1-x)IB 
a IE ( 1-a~.) IE 
Q3 t-
Q4 t-
VEE 
Fig. 25 the Gilbert Current-Gain cell [7] 
The gain equation will be repeated here for the convenience of the reader. 
For the circuit of Fig. 25: 
VFIEl - VBE4 + VFIU - VFIF::2 = 0 
I1 I4 Ii. I2 V In--V In-+ V In-· -V ln-=0 
T D1 T I T I. T I.? 
s4 .'3 ·'-
If f I"] = f~2 = Is?. = (-4 = ( 
II 
:=::} _J_]_ = 1 
/2/4 
substituting the correct values of currents one gets 
xis(l-a)IE = 1 
aIE(l-x)IB 
Equation (62) leads to the conclusion that a=x. 
Thus the magnitude of the output currents are: 
I2 =XIE and 
Consequently, the DC current gain will be 
G - IE 
II - IB 
I3=(l-x)IE 
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(59) 
(60) 
(61) 
(62) 
(63) 
(64) 
The maximum gain one can get from the Gilbert cell is around ~/10, after that, 
the base current starts to play a significant role in producing gain error and some non-
linear effect [7]. Note that the gain of the Gilbert current-gain cell can be varied 
(programmed) easily by changing the tail current h. Consequently, programmability is 
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accomplished away from the signal path and as a result, the performance is not 
affected. 
We will use two of the Gilbert current-gain cell in cascades, this will give a 
maximum DC current gain of about 40dB per FPAA cell, assuming ~=100. Fig. 26 
shows the frequency response of the gain cell for different gain values. The gain cell 
has a wide bandwidth relative to the device fi. The bandwidth ranges from 0.6GHz 
(gain of 8) to 1.4 GHz (gain of 1 ) . 
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Fig. 26. Frequency response of the Gilbert current-gain cell 
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4.3 Combined Integrator-Gain cell: 
The combined programmable Integrator-Gain circuit is shown in Fig. 27. The 
programming code for different modes of operations is as follows: 
Integrator-mode: 
lc5 , ( 6 , I E2 and I fl are turned off; the circuit then becomes a gain block followed by 
the integrator circuit, the user has the option to set the gain block to any arbitrary gain 
or just set the gain to unity; on the other hand the current sources 
lc3 , lc4 , lc1 3 and Jc1 4 will be used to set the gm of the integrator. 
IC13 
Io+ 
Q18 
Io-
Fig. 27 Combined integrator-gain cell 
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Gain-mode: 
lc3 ,lc4 and 1£1 are turned OFF; the circuit then will be two Gilbert current-gain 
cells in cascades while the integrator circuit is totally isolated and eventually OFF. The 
overall gain can be programmed by setting the value of the current sources I £ 2 and In. 
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CHAPTERV 
THE PROGRAMMABLE CURRENT SOURCE 
5.1 Introduction: 
One of the key circuits required for the FP AA is a programmable current 
source that can be programmed to generate the desired output current. This current 
source circuit is required in all the subcircuits used in the FP AA cells since the 
programming scheme in the entire FP AA relies on the availability of such 
programmable current sources. A DAC will be used as the interface between the 
programmer and the current sources. The programmer sets the "code" which carries the 
information about the required value for each current source, with the aid of some 
control logic. This leads to programming the DAC, which in turn scans each of these 
current sources and sets the value of their output currents. The current source then has 
to store the programmed value with minimum loss till the next DAC refresh. With the 
assumption that the DAC refreshing circuit has a voltage output, a voltage-controlled 
current source (VCCS) with storage capability, needs to be built. 
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5.1 The design of a storage voltage-controlled current source 
(VCCS): 
The circuit of Fig. 28 is a simple VCCS. The output current is related to the 
input voltage by: 
Jo RI = -V HF4 + Vm:· 3 +v,11 
with the approximation jvBE41:::::: lvBE31 
v 
~I~...!.!!... 
(} 
RI 
Vin 
1 Q3 
Io 
-j Q4 
+/Rl 
lOk 
Fig. 28. simplified VCCS circuit 
(65) 
(66) 
Eq. (66) above describes how the output current of this simple VCCS is linearly 
related to the input voltage (provided by the DAC). 
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The problem is not solved yet. The proposed design has a relatively poor DC 
input resistance: the DC input current is not zero and consequently if we connect a 
storage element, like a capacitor, to the input, the leakage due to the DC input current 
will bleed the stored charge, resulting in an unacceptable drop in the output current. 
We need to have an "impedance interfacing" circuit which has the required high DC 
input resistance. The circuit as shown in Fig. 29, is a modified version of the circuit of 
Fig. 28. Q7 and Q6 are used to mirror the output current to Q3. This will reduce the 
output current error to: 
Vr In fsnpn error=- --. 
Ri fspnp 
The p-JFETs Qi and Q2 are used to provide the impedance interface circuit 
with the required high DC input impedance. Ql was set as a current source with zero 
Vgs, with the drain of Qi being the source of Q2, this forces the drain current of both 
transistors to be equal, which in tum forces Vgs of Q2 to be zero, the same as Vgs of Qi 
(assuming perfect device matching). This will transfer any applied input voltage at the 
gate of Q2 to the drain of Q2 with negligible error and consequently, this voltage sets 
the base voltage of Q3 which in tum sets the output current as derived earlier in Eq. 
(66). Fig. 30 shows the DC transfer characteristics that relate the input voltage to the 
voltage across the resistor R1. As seen from Fig. 30, the maximum DC error for the 
VCCS is less than 1.5%, which is quite acceptable. In theory, it might be thought that 
the error might even brought to zero by making the emitter-base voltage of Q 3 and Q4 
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to be exactly equal. This means that the current mirror Q6 and Q 7 should be modified 
to give a current ratio of 1 :fsp/lsn instead of 1: 1. Simulation showed however, that the 
error did not improve by doing that. This is because there are other factors that 
contribute to the total error such as the finite output resistance of the JFETs which 
changes the Vgs of Q2 any time the input voltage changes. Moreover, the finite output 
resistance and the finite current gain P of Q6 and Q7 themselves also contribute to the 
error. Finally, it is very difficult to sustain the current ratio equal to /sp/fsn over the 
operating temperature range. 
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Fig. 29. Improved storage VCCS. 
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The DC input current to the circuit is equal to the gate current of Q2 which 
represents the reverse bias saturation current of the gate-source junction of the p-JFET 
which is in the range of 1 OpA. Fig. 31 shows the transient simulation of the voltage 
across the 0.4pf capacitor connected to the input of the VCCS (the gate of Q2). As can 
be seen from Fig. 31, simulation shows that a 0.4pf capacitor was enough to hold a 
voltage of 1 V for 0.2ms with less that 1 % loss. 
D 
EJ 
999m 
998m 
997m 
p 996m 
99Sm 
994m 
993m 
I~ 
I'---. 
20u 
~ 
~ 
~ 
~-
40u 60u 
~~ 
~ 
BOu lOOu 
time s 
~ 
120u 
~ 
~ 
140u 
~ 
~ 
~-~ 
; 
160u lSOu 
Fig. 31. Transient response of the storage-programmable VCCS, the stored voltage 
across the 0.4pf capacitor was plotted vs. time. 
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CHAPTER VI 
CONCLUSION 
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This research addresses a new but promising direction in the design of analog 
circuits. Most analog ICs fall in the ASIC category where the design is optimized for a 
particular application. Analog circuits, in contrast with digital circuits, lack the 
flexibility feature in which one programmable circuit is used to perform different analog 
functions. The main obstacle to progress in that direction was the difficulty to 
introduce programmability to analog circuits without affecting performance. 
Field Programmable Analog Arrays, in which the array can be programmed in 
both structure and function to perform different analog signal processing functions, 
were introduced recently; but the problem of programmability vs. performance was 
not addressed in detail. 
A successful current-mode Field Programmable Analog Array, its architecture 
and the basic cell block diagram was introduced in [ 4]. The full implementation of the 
analog stages of the cell are presented in this thesis. Current-mode circuits were found 
to be the best vehicle for the implementation because of their simplicity, high 
frequency response and immunity to parasitics. 
The thesis also demonstrates an efficient programming method for the basic cell 
in which programmability was achieved by changing the bias current for the different 
71 
parts of the basic cell, so the controlling scheme was totally isolated from the signal 
path. 
The designed circuits for the cell exhibit high-speed and highly-linear 
characteristics. This was shown throughout this thesis, supported by mathematical 
derivations and simulations. It was also shown clearly that the programming scheme 
has little or no effect on the performance of the designed circuits. 
More effort should be put in completing the design of the whole cell. This 
includes the design of the control logic, the DAC refreshing circuit, and the 
programming software that carries the programming code for the FP AA. 
The main challenge in the design of FP AAs besides those mentioned earlier, is the trade 
off between complexity, performance and power consumption. The basic cell should 
be kept as simple as possible to reduce area. Moreover, the programming scheme 
should have minimum interference with the signal in order not to degrade the overall 
performance. Finally the available power budget usually dictates the design technique 
for the entire circuit. 
In conclusion, we have demonstrated the feasibility of a high-speed, highly-
linear, low-voltage, low-power, programmable FPAA with commercial potential. The 
proposed FP AA can implement a wide variety of analog functions with an overall 
performance comparable to the present available ASICs with comparable functionality. 
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